

GF22: (R)GMII



Libraries

Name	Process	Form Factor
RGO_GF22_18V33_FDX_20C_RGMII	FDX	Staggered CUP

Summary

The (R)GMII library provides the combo driver / receiver cell for both Gigabit Media Independent Interface signaling and Reduced Gigabit Media Independent Interface signaling. It is designed to interface Ethernet PHY to network switch ASICs. It is compliant with IEEE 802.2-2005 (GMII) and HP RGMII, version 1.3, 12/10/2000.

This 22nm library is available in a staggered CUP wire bond implementation with a flip chip option.

To utilize these cells in the pad ring, an additional library is required – 3.3V Support: Power. That library contains the necessary power cells, the POC and VREF cells, and a rail splitter to isolate the (R)GMII cells in their own power domain as recommended. It also contains an input-only buffer, isolated analog I/O, and a full complement of power cells along with corner and spacer cells to assemble a complete pad ring by abutment. The rail splitter allows multiple power domains to be isolated in the same pad ring while maintaining continuous VDD/VSS for robust ESD protection.

ESD Protection:


- JEDEC compliant
 - 2KV ESD Human Body Model (HBM)
 - 500 V ESD Charge Device Model (CDM)

Latch-up Immunity:


- JEDEC compliant
 - Tested to I-Test criteria of $\pm 100\text{mA}$ @ 125°C

Cell Size & Form Factor

Staggered (pad-limited) – TBD μm x TBD μm



MIP_BI_SDS_33V_NC



(R)GMII Combo Driver Features:

- Selectable output slew rate
- GMII mode powered by 3.3V I/O & 0.8V core supplies
- 2.5V RGMII mode powered by 2.5V I/O & 0.8V core supplies
- 1.8V RGMII mode powered by 2.5V I/O & 0.8V core supplies

Vertical-only (_V) and horizontal-only (_H) variants provided.

Recommended operating conditions

Description	Min	Nom	Max	Units
V _{VDD} Core supply voltage	0.72	0.80	0.88	V
T _J Junction temperature	-40	25	+125	°C
V _{PAD} Voltage at IO	0		V _{DVDD}	V
V _{DVDD} I/O supply voltage	2.97	3.3	3.63	V
V _{IH} Input logic high	1.7	-	-	V
V _{IL} Input logic low	-	-	0.9	V
V _{IL_AC} Input high voltage, AC	1.9	-	-	V
V _{IH_AC} Input low voltage, AC	-	-	0.7	V
V _{OH} Output logic high voltage	2.1	-	3.6	V
V _{OL} Output logic low voltage	0	-	0.5	V
V _{DVDD} I/O supply voltage	2.25	2.5	2.75	V
V _{IH} Input logic high	1.7	-	-	V
V _{IL} Input logic low	-	-	0.7	V
V _{OH} Output logic high voltage	2.0	-	V _{DVDD} +0.3	V
V _{OL} Output logic low voltage	V _{DVSS} - 0.3	-	0.4	V
V _{DVDD} I/O supply voltage	1.62	1.8	1.98	V
V _{IH} Input logic high	0.7 x V _{DVDD}	-	-	V
V _{IL} Input logic low	-	-	0.3 x V _{DVDD}	V
V _{OH} Output logic high voltage	1.4	-	V _{DVDD} +0.3	V
V _{OL} Output logic low voltage	V _{DVSS} - 0.3	-	0.4	V

[1] The lowest supported frequency is 10BASE-T over RGMII

Characterization Corners

Nominal VDD	Model	VDD	DVDD ^[1]	Temperature
0.8V	FF	+10%	+10%	-40°C
	FF	+10%	+10%	125°C
	TT	nominal	nominal	25°C
	TT	nominal	nominal	85°C
	SS	-10%	-10%	-40°C
	SS	-10%	-10%	125°C

[1] DVDD = 1.8V, 2.5V, 3.3V

© 2011-2018 Aragio Solutions. All rights reserved.

Information in this document is subject to change without notice. Aragio Solutions may have patents, patent applications, trademarks, copyrights or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from Aragio, the furnishing of this document does not give you any license to the patents, trademarks, copyrights, or other intellectual property.

Published by:

Aragio Solutions
2201 K Avenue
Section B Suite 200
Plano, TX 75074-5918
Phone: (972) 516-0999
Fax: (972) 516-0998
Web: <http://www.aragio.com/>

While every precaution has been taken in the preparation of this book, the publisher assumes no responsibility for errors or omissions, or for damages resulting from the use of the information contained herein. This document may be reproduced and distributed in whole, in any medium, physical or electronic, under the terms of a license or nondisclosure agreement with Aragio.

Printed in the United States of America